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1. Terminology 
We make a distinction between virtual memory 
and address mapping. Virtual memory is concerned 
with the mapping of a potentially large address 
space to a small (primary) memory. Address map- 
ping (sometimes called memory management) is
concerned with the mapping of a relatively small 
logical address space (e.g., limited to a 16 bit 
address) to a potentially large memory (e.g., using 
a 24 bit address). Memory management is in most 
cases used to locate the data (and the code) of 
several independent processes in a single large 
memory. This enables switching between these 
processes by simply switching the address map, 
thus circumventing slow backing store transfers. 
With the advent of low cost MOS-memory de- 
vices, address mapping is a simple construct to 
exploit mass stores without having to upgrade the 
basic architecture of a processor, in which the size 
of the logical address space is a basic design 
decision. 
2. Chssical address mapping 
The simplest form of address mapping is real- 
ized with a single relocation register, which con- 
tains the address in memory from which the cur- 
rent logical address pace is contiguously mapped. 
Although address spaces may partially overlap 
with this form of address mapping it is difficult to 
make use of this form of sharing. In particular, if 
code and data are located in the same address 
space, this mapping makes sharing of code impos- 
sible. Since some form of sharing obviously must 
take place (in order to implement he communica- 
tion and synchronisation between the processes) 
this crude mapping is insufficient. 
Without going int.o the details of various map- 
ping schemes, we briefly discuss the general form 
of the prevailing approach. 
- Processors often provide (in their architecture) 
an instruction to switch between address maps 
(usually between user mode and kernel 
mode).This at least enables the operating sys- 
tem to be shared between processes. Transfer 
of data between the user address pace and the 
kernel address space is done either by means 
of special instructions, or by mapping the ad- 
dress space as follows. 
- Instead of mapping the address space as a 
whole, the address space is split up into a 
number of equally sized blocks, which can be 
mapped individually. Sharing can now be 
achieved by mapping blocks from several logi- 
cal address spaces onto the same block of 
memory. This can be done at disjoint time 
intervals or simultaneously. 
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This block-wise * mapping is in most cases 
achieved as follows. Each logical address is split in 
two parts, the most significant part (S), which is 
used as an index into an array of relocation reg- 
isters (A) and the least significant part (D). The 
memory address (M) is now computed as follows: 
M = A[S]*2K + D. 
Note that if K equals the number of bits in D, the 
addition in this formula degenerates to a con- 
catenation. The size of the addressable physical 
address pace is determined by the number of bits 
in tJ:e elements of A and the value of K. The 
beginning of a block in physical memory is always 
at a 2’ boundary. 
It need hardly be argued that sharing data by 
sharing large fixed portions of the address pace 
may be quite uncomfortable. 
Sharing by means of mappings as described 
above may give rise to all sorts of horrible overlay 
schemes. Furthermore, the placing of data together 
in one block will be based more on considerations 
of “fitting together in one block” than on “belong- 
ing together in one segment”. In get,eral, since the 
block size is not dictated by logical arguments, 
part of the address pace will remain unused and 
therefore the effective size of the address space, 
being rather limited to start with, is even further 
TedUCed. 
The remainder of this paper deals with: 
The description of an address mapping unit 
which allows a linear address pace to be split 
up into blocks of arbitrary size. 
The description of two ways in which this ad- 
ded flexibility may be used. 
Flexible segmentation 
Consider linear address spaces, where the 
addresses are numbered O.&I - 1. Often we will 
find M = Zw, W being the width of a logical 
address. 
We propose to split the logical address space 
into a number (L) of segments of arbitrary length 
by introducing segment boundaries A i, under the 
following constraints: 
< ..a <A,__,A,=M. 
The address mapping unit contains a sufficient 
number of registers pairs (A,, Bi ) and performs 
the followmg calculation on X. 
For the single value of ‘i 
the physical address M is calcul 
M=Bi*2K+(X-Ai). 
Thus the unit determines to which s nt the 
address X belongs, and adds the rela ddress 
of X within the segment o a (shifted) address in 
the physical store. 
For the memory management unit to be fast the 
address X has to be fed to all register pairs simul- 
taneously. Furthermore it is possible to keep the 
value 
instead of Bi in the B registers. When the compari- 
son of the address X with the A registers is done in 
parallel with the addition of X to all the 81, the 
memory address is available immediately after 
these computations. The selection of the result can 
easily be based on the change in the sign bits of 
the comparisons. 
In the next section it will be shown how a 
modest number of segmentation registers (e.g., 4 to 
16) is sufficient to support an attractive system 
structure. After all, it is not so much the number 
of registers in a classical memory management 
unit which is the restrictive factor, but the rigid 
segment boundaries within the address pace. 
4. MappIng tree &u&ued systems 
Consider a tree structured system, in which the 
nodes represent the individual processes, 
path from a node to the root represents 
address space of the process in that node. 
address space of a parent process is shared by al1 
its descendants. Note that it depends upon the 
language, its scope-rules, protection facilities and 
the programs making up the system, what the 
actual visibility is of objects residing In this ad- 
dress space. 
This method of sharing memory shows 
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similarity to the organization within the Burroughs 
B6700/7700 series. The implementation of shared 
data structures (cf. UNIX pipes) could be imple- 
mented by introducing a process implementing the 
data structure. The child processes can now share 
the data structure in the parent process. With this 
system structure there is no need to locate objects 
in the operating system for them to be sharable. 
If we single out any particular path from the 
root to a node, we may associate a stack with each 
branch passed (we know perfectly well how to 
map a stack into a linear address pace). At every 
split along the path a new stack segment starts; the 
segments along the path are the obvious candi- 
dates from which, with the help of the mapping 
unit, our linear address space is constructed. In 
other words, the way in which a process at a leaf is 
instantiated and operates, is, from an addressing 
point of view, not different from a process in a 
single process environment on a single stack mac- 
hine. Only when process switching occurs, i.e., 
when activity is delegated to another node, some 
address mapping registers must br: altered. 
Because the distinction in the architecture be- 
tween shared and private data has disappeared, 
calls to the operating system can be ordinary 
procedure calls instead of calls having a switch in 
the address map associated with them. The basic 
operating system is formed by the process at the 
root of the tree. 
Note, in particular, that processes closer to the 
root of the tree have access to data located in 
processes at a greater distance, if the addresses of 
these data have been passed as arguments to a call 
There are no address pace switclzs or mapping 
switches involved. 
As a second use of our address mapping unit 
we would like to mention the implementation of a 
conventional Algol-like language on a machine 
with a small logical address space. Several data 
structures are involved in such an implementation: 
- procedure incarnation and parameter stack, 
- a stack containing linkage information, 
- a heap, 
- a runtime package, 
- a code segment. 
Usually the size of the fixed-size blocks in conven- 
tional address mapping units makes the mapping 
of these data structures onto such blocks very 
unattractive, especially because the sixes of these 
data structures are very different. It is here that 
our form of address mapping can economize on 
logical address space, because the size of the seg- 
ments can be matched more exactly to the size of 
the data structures. 
5. On the number of segmentation registers 
If segmentation is used for the tree system, the 
number of segments will equal the degree of nest- 
ing with respect to process creation and will in 
general be small. A relatively small number of 
segmentation registers will do. 
In the description we have focussed attention 
on those aspects of the architecture which make 
our form of address mapping different from other 
forms. It goes without saying that in an actual 
implementation of such an address mapping 
scheme all sorts of refinements are possible. As 
such we mention: presence bits, bits governing the 
access to the data, referenced bits, bits indicating 
that the data in a segment have been modified, etc. 
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